

METHOD AND DEVICE FOR OFFSET-VOLTAGE FREE VOLTAGE MEASUREMENT  
AND ADJUSTMENT OF A REFERENCE VOLTAGE SOURCE OF AN INTEGRATED  
5 SEMICONDUCTOR CIRCUIT

Background of the Invention:

Field of the Invention:

The invention relates to a method and a device for  
10 measuring/adjusting a voltage of an internal reference voltage  
source of an integrated semiconductor circuit, in particular,  
of a dynamic semiconductor memory. The reference voltage to  
be measured is compared by a comparator with a comparison  
voltage supplied from the outside, and the measurement result  
15 is formed in accordance with the result of the comparison.

German Patent DE 199 60 244.1 describes a configuration for  
trimming reference voltages in semiconductor chips.

20 In particular, in the case of integrated memory modules, for  
example, dynamic semiconductor memories (DRAMs) it is  
necessary to adjust or trim the setpoint voltage of voltage  
generators located on the chip, which fluctuates due to  
fabrication tolerances. According to the current state of the  
25 art in circuit technology, it is not possible to make

available such voltage on the chip with greater precision than  $\pm 10\%$  without an adjusting or trimming procedure.

However, before such a trimming or adjusting procedure can be carried out, the chip-internal reference voltage must be measured.

In order to improve the measuring accuracy, the reference voltage is currently measured using an external test system.

The voltage can be varied in a specific range using software registers. The suitable values in the registers are determined from the measured value in the test system to arrive at the correct internal voltage, and the suitable values can be burnt into the chip permanently by laser fuses.

Such a method contributes considerably to the test costs: during the measurement of the internal reference voltage of SDRAM modules, sixty-four (64) modules, for example, are measured in parallel per wafer. Thus, it is necessary to determine sixty-four (64) analogous voltages with a high degree of accuracy by the test system. In the case of embedded DRAMs, there are a plurality of reference voltages on one module, for example, eight (8) reference voltages.

Experience has shown that considerable fluctuations in reference voltages also occur within the module. In such a

case, eight (8) analogous reference voltages must be measured per module.

With the concept proposed in German Patent DE 199 60 244.1 specified above, it is possible to standardize an internal voltage by making an internal digital/analog converter run through various values of a correction voltage.

In addition, it is possible to measure an internal voltage by searching for an external voltage that corresponds to the internal reference voltage. For such a method, just one binary output has to be led out from the chip. To compare the external voltage supplied from the outside with the internal reference voltage, an operational amplifier serving as a comparator must have a very high degree of accuracy because the offset voltage is completely absorbed in the set value for the reference voltage.

However, in customary operational amplifiers (in particular, CMOS operational amplifiers), it is possible, without a large degree of expenditure on circuitry, for considerable offset voltages to occur that are known to be the consequence of parameter variation in the transistors of the amplifier. If it is desired to minimize such parameter variations, the operational amplifier becomes very complex and costly.

Summary of the Invention:

It is accordingly an object of the invention to provide a method and device for offset-voltage-free voltage measurement and adjustment of a reference voltage source of an integrated semiconductor circuit that overcomes the hereinafore-mentioned disadvantages of the heretofore-known methods and devices of this general type and that avoids the described problem of the offset voltage of the detecting operational amplifier so that a cost-effective operational amplifier can be used.

With the foregoing and other objects in view, there is provided, in accordance with the invention, a method for measuring and setting of a voltage of an adjustable internal reference voltage source of an integrated semiconductor circuit including the steps of comparing a reference voltage to an external comparison voltage with a comparator having two inputs, forming a measured value for the reference voltage that is to be set in accordance with a result of the comparison, switching a commutator by one of a clock-control and a software-control to alternatively apply the reference voltage and the external comparison voltage to the two inputs of the comparator at the same time, varying one of the reference voltage and the external comparison voltage in a direction of a setpoint voltage value until the comparator output changes its logic value at each switched stage of the commutator, buffering the voltage values present for each

switched state of the commutator when the logic value of the comparator output changes and respectively varied in the preceding step, forming an average value for the reference voltage from the stored voltage values, and setting the  
 5 reference voltage as a function of the average value formed in the preceding step. Preferably, the integrated semiconductor circuit is a dynamic semiconductor memory.

By the method according to the invention it is possible for  
 10 the voltage value to be measured independently of the offset voltage of the operational amplifier serving as the comparator, by virtue of the fact that a change-over switch or commutator is provided upstream of the operational amplifier that functions as a comparator and the commutator alternately  
 15 applies the reference voltage to be measured and the comparison voltage supplied from the outside to the comparator inputs. The measured value determined for the respective switched position of the commutator is stored in a piece of software that runs in a control unit forming, for example,  
 20 part of a test equipment unit, and an average value is formed from the measured value. Thus, by software, the problem of the offset voltage of the comparator is avoided.

The method according to the invention proposes that the offset  
 25 problems be avoided by a software solution. As such, the

offset voltage is carried out by an offset elimination  
effectuated by software.

In accordance with another mode of the invention, it is also  
5 possible and, in view of the unavoidable RC characteristics of  
an external comparison voltage, possibly advantageous to vary  
the external comparison voltage incrementally and to place the  
commutator or change-over switch upstream of the comparator in  
both settings for each value of the comparison voltage.

10 In accordance with a further mode of the invention, it is also  
possible to fix the external comparison voltage at a setpoint  
value for the internal voltage, and to vary the internal  
reference voltage.

15 In accordance with an added mode of the invention, the varying  
step is carried out by maintaining the internal reference  
voltage constant while varying the external comparison  
voltage.

20 In accordance with an additional mode of the invention, the  
switching and varying steps are performed by, in a first  
switched state of the commutator, firstly varying the external  
comparison voltage in a voltage range around the setpoint  
25 voltage value with the reference voltage kept constant, and  
performing the buffering step by buffering that voltage value

of the external comparison voltage at which the comparator  
output changes its logic state, and, in the second switched  
state of the commutator in which the reference voltage and the  
external comparison voltage are interchanged between the two  
comparator inputs in comparison with the first switched state  
of the commutator, varying the external comparison voltage in  
a voltage range around the setpoint voltage value with the  
reference voltage kept constant, and performing the buffering  
step by storing that voltage value of the external comparison  
voltage at which the comparator output changes its logic  
state.

In accordance with yet another mode of the invention, the  
external comparison voltage is incrementally varied.

In accordance with yet a further mode of the invention, the  
two switched states and of the commutator are assumed for each  
voltage value of the external comparison voltage.

In accordance with yet an added mode of the invention, the  
external comparison voltage is kept constant at a setpoint  
value for the internal reference value while the internal  
reference voltage is varied.

In accordance with yet an additional mode of the invention,  
the switching and varying steps are performed by, in a first

switched state of the commutator, varying the reference voltage in a voltage range around the voltage value of the external comparison voltage that is kept constant with the external comparison voltage kept constant, and performing the buffering step by storing that voltage value of the reference voltage at which the comparator output changes its logic state, and, in the second switched state of the commutator, varying the reference voltage in a voltage range around the voltage value of the external reference voltage that is kept constant with the external comparison voltage kept constant, and performing the buffering step by storing that voltage value of the internal reference voltage at which the comparator output changes its logic state.

In accordance with again another feature of the invention, the internal reference voltage is incrementally varied.

With the objects of the invention in view, there is also provided a device for carrying out the method for measuring and setting of a voltage of an adjustable internal reference voltage source of an integrated semiconductor circuit including an internal reference voltage source providing an internal reference voltage, an external comparison voltage source providing an external comparison voltage, a comparator having two comparator inputs, a commutator having two commutator inputs and two commutator outputs, each of the two



commutator inputs connected to a respective one of the  
internal reference voltage source and the external comparison  
voltage source, and each of the two commutator outputs  
directly connected to the two comparator inputs, the  
5 commutator alternately switching the two comparator inputs  
between the internal reference voltage and the external  
comparison voltage.

In accordance with again a further feature of the invention,  
10 there is provided a control unit connected to the commutator  
for switching the commutator

In accordance with again an added feature of the invention,  
the program proposed for software-supported offset elimination  
15 resides preferably in a control unit that also switches the  
commutator into the two settings.

It is advantageous that only a small portion of the components  
necessary for the voltage measurement have to be located on  
20 the chip. As such, in accordance with again an additional  
feature of the invention, at least the commutator and the  
comparator are provided on the chip of the integrated memory  
module. As mentioned, the comparator can be implemented by a  
cost-effective operational amplifier that takes up little chip  
25 area.

In accordance with still another feature of the invention, the control unit can be implemented as a program-controlled processor unit programmed to store the voltage values present for each switched state of the commutator and to form an average value for the reference voltage from the stored voltage values.

Preferably, in accordance with still further features of the invention, the processor unit has a storage device or means for storing the voltage values, and/or an average value forming device or means for forming an average value for the reference voltage from the stored voltage values.

In accordance with still an added feature of the invention, the control unit is preferably part of an external test equipment unit or measuring equipment unit for testing the integrated semiconductor circuit.

With the objects of the invention in view, there is also provided a device for measuring and setting of a voltage of an adjustable internal reference voltage source of an integrated semiconductor circuit, in particular, a dynamic semiconductor memory, including an internal reference voltage source providing an internal reference voltage, an external comparison voltage source providing an external comparison voltage, a comparator having two comparator inputs and a

comparator output for outputting a logic value, a commutator having switched stages, a switch input, two commutator inputs, and two commutator outputs, each of the two commutator inputs connected to a respective one of the internal reference

5 voltage source and the external comparison voltage source, each of the two commutator outputs directly connected to a respective one of the two comparator inputs, the commutator alternately switching the two comparator inputs between the internal reference voltage and the external comparison

10 voltage, the comparator comparing the internal reference voltage to the external comparison voltage, a switch control having a switch output connected to the switch input of the commutator for alternatively applying the internal reference voltage and the external comparison voltage to the two

15 comparator inputs at the same time, and one of the internal reference voltage and the external comparison voltage are varied in a direction of a setpoint voltage value until the comparator output changes the logic value at each switched stage of the commutator.

20

In accordance with still an additional feature of the invention, a control unit is configured to form a measured value for the internal reference voltage that is to be set in accordance with a result of a comparison of the comparator, to

25 buffer voltage values present for each of the switched states of the commutator when the logic value changes and the one of

the internal reference voltage and the external comparison voltage is varied, to form an average value for the internal reference voltage from stored voltage values, and to set the internal reference voltage as a function of the average value  
5 formed.

In accordance with a concomitant feature of the invention, the switch control is a clock-control or a software-control

10 With the features described above, the invention has in particular the following advantages:

- The internal reference voltage can be measured independently of the offset voltage of the detecting operational amplifier  
15 and, subsequently, given a permanent setting. The error that occurs here in the voltage measurement can easily be kept within the submillivolt range.

- The operational amplifier used is cheap and takes up only a  
20 small chip area.

- The self-alignment logic can be tested because the data polarity has to be different depending on the position of the polarity switch.

25

- As a result of the offset-tolerant method of voltage measurement, a high common mode range of the operational amplifier that serves as a comparator can be utilized.

5 Other features that are considered as characteristic for the invention are set forth in the appended claims.

Although the invention is illustrated and described herein as embodied in a method and device for offset-voltage-free

10 voltage measurement and adjustment of a reference voltage source of an integrated semiconductor circuit, it is, nevertheless, not intended to be limited to the details shown because various modifications and structural changes may be made therein without departing from the spirit of the  
15 invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention, however, together with additional objects and advantages  
20 thereof, will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.

Brief Description of the Drawings:

25 FIG. 1A is a block circuit diagram of a first exemplary embodiment of a measuring device according to the invention;

FIG. 1B is a block circuit diagram of a control unit for the embodiment of FIG. 1;

5 FIG. 2 is a flowchart of a sequential program in the control unit of FIG. 1B;

FIG. 3A is a block circuit diagram of a second exemplary embodiment of a measuring device according to the invention;

10

FIG. 3B is a block circuit diagram of a control unit for the second exemplary embodiment of FIG. 3A; and

15

FIG. 4 is a flowchart of an alternative sequential program for carrying out the measuring method according to the invention.

Description of the Preferred Embodiments:

20

In all the figures of the drawing, sub-features and integral parts that correspond to one another bear the same reference symbol in each case.

25

Referring now to the figures of the drawings in detail and first, particularly to Fig. 1A thereof, there is shown, in the form of a block circuit diagram, a commutator 1 that is provided for switching the voltages to be applied to the two inputs (+, -) of a comparator 2, namely a chip-internal

reference voltage ( $V_{int}$ ) to be measured and a comparison voltage ( $V_{ext}$ ) that is supplied from the outside for such a purpose.

5 An embodiment is illustrated in which the commutator 1 is switched using a clock signal CLK so that the commutator 1 respectively assumes one switched setting and the other switched setting during the high and low level phases of the clock signal CLK. The output K of the comparator 2 is  
 10 connected to an EX-OR element 3 to which the clock signal CLK is also supplied. The flowchart that is described below and illustrated in FIG. 2 and that relates to the execution of the measuring procedure according to the invention resides in a control unit 6 (FIG. 1B) that is preferably set up as a  
 15 program-controlled processor unit and receives the output signal Dout of the EX-OR element 3 at the input end and outputs the external comparison voltage  $V_{ext}$  and the measurement result  $V_{aver}$  for the internal reference voltage ( $V_{int}$ ) to be measured, at the output end.

20 An exemplary measuring method will now be described with reference to the flowchart illustrated in FIG. 2. First, the commutator 1 is placed in setting A (steps S0 to S3) after the start of the program, initialization of the semiconductor  
 25 module to be measured (for example DRAM), activation of the test mode, switching on of the comparator 2 and after the

external comparison voltage  $V_{ext}$  has been applied to the commutator 1. If the commutator 1 is placed in setting A in step S3, it is possible to proceed such that, first, the external comparison voltage  $V_{ext}$  specifies the lowest expected voltage value for the reference voltage  $V_{int}$  to be measured. Alternatively (not illustrated in FIG. 2), the external comparison voltage  $V_{ext}$  can specify the maximum voltage value of the reference voltage  $V_{int}$  to be measured.

An interrogation in step S4 interrogates, by the output signal  $D_{out}$  of the EX-OR element 3, whether or not the output K of the comparator 2 changes its logic value. Such a change is the case under the condition predefined in step S3 as soon as  $V_{ext}$  has become greater than  $V_{int}$ . As long as the output K of the comparator 2 does not change its logic value,  $V_{ext}$  is increased by a voltage increment  $DV$ . For the above-mentioned alternative procedure, if  $V_{ext}$  specifies the maximum expected value of the reference voltage  $V_{int}$  to be measured, there would be an interrogation in interrogation step S4 to determine whether or not  $V_{ext}$  has become smaller than  $V_{int}$ , and if such is not the case,  $V_{ext}$  is reduced incrementally by the increment  $DV$  in step S5.

If the interrogation step S4 supplies a yes result, the present value of  $V_{ext}$  is stored as the value  $V_{ext, A}$  for the commutator setting A (step S6).



Then, in step S7 the commutator is placed in setting B, in which the two input voltages at the comparator inputs are interchanged (step S7), and the further steps S8 - S10 then proceed analogously to the steps S4 - S6. Here too, the alternative procedure described above can also be selected, namely that Vext specifies the maximum expected voltage of the internal reference voltage Vint in step S7. Finally, in step S11 the measured value for the reference voltage Vint to be measured is formed by forming arithmetic averages of the voltage values Vext, A and Vext, B respectively stored in steps S6 and S10. After the routine in FIG. 2 (step S12) has ended, Vint = Vaver can then be permanently set.

FIGS. 3A and 3B show, in the form of a block circuit diagram, an alternative measuring device according to the invention in which, in contrast with the device shown in FIGS. 1A and 1B, the external comparison voltage Vext is permanently predefined as the setpoint value for the reference voltage Vint to be measured, i.e., the internal reference voltage Vint that is to be set, and Vint is varied. The change in the internal reference voltage Vint takes place under clock control by a counter 4 and a digital/analog converter 5 whose output supplies the analogous reference voltage Vint and feeds it to one of the inputs of the commutator 1. The other input of the commutator 1 has the constant external comparison voltage Vext

applied to it. The counter 4 is preset by the control unit 6 to a preset value that corresponds to an expected value for Vint. The counter readings ZA and ZB relating to the commutator settings A and B are then respectively determined and buffered in a register 7 and a register 8. An average value former 9 determines the offset-voltage-corrected counter reading  $(ZA + ZB)/2$  from the counter readings ZA and ZB buffered in the registers 7 and 8. The halving is carried out by index displacement. As such, the correct value for the internal reference voltage Vint can be determined (measured) by adding simple hardware components 4, 5 and 7 to 9, which take up little space, to the comparator 1 and the commutator 2 on the semiconductor chip. The program that is to be provided in the control unit 6 is correspondingly simplified.

Fig. 4 shows, in the form of a flowchart, an alternative procedure for measuring Vint if the external comparison voltage Vext is varied, that is to say based on the block circuit diagram shown in FIGS. 1A and 1B.

Whereas the steps S20 to S23 and S34 of a flowchart in FIG. 4 each correspond to the steps S0 to S3 and S11 of the program sequence according to FIG. 2, the voltage Vext is varied incrementally in steps S24 to S33, and the commutator 1 is placed in both settings for each value of Vext. In the program sequence illustrated in FIG. 4 it is also possible to

adopt the alternative procedure, in the same way as has been described above for the program sequence illustrated in FIG. 2, that Vext is predefined as the maximum expected value of the internal reference voltage Vint, and is then incrementally  
5 reduced by DV.

It is to be noted that, instead of one comparator 2, as is contained in the exemplary embodiments illustrated in FIGS. 1A and 3A, two comparators can also be easily used to increase  
10 the common mode range.

The invention described above enables the self-alignment method for adjusting the correct reference voltage of a semiconductor chip to be carried out easily independently of  
15 the offset voltage of an operational amplifier used as a comparator, so that the requirements of the operational amplifier with respect to the offset voltage can be reduced.

The voltage value determined by the measuring method according  
20 to the invention described above can then be used to set the correct voltage value to operate the semiconductor chip by, for example, the method described in the above-mentioned German Patent DE 199 60 244.1 by firing or burning in fuses selected by an address generator.